





Subsystem	% Complete	Total # Tasks	# Tasks Complete	# Tasks Remaining	Weeks	Project % Done	Ideal
DYNO	0	27	0	27	1	0	6.66666667
VSCADA	13.95348837	43	6	37	2	0	13.33333333
GLV	7.936507937	63	5	58	3	0	20
TSI	3.571428571	56	2	54	4	0	26.66666667
TSV	2.127659574	47	1	46	5	8.423913043	33.33333333
COOLING	18.51851852	27	5	22	6		40
INTERCONNECT	6.12244898	49	3	46	7		46.66666667
MANAGEMENT	16.07142857	56	9	47	8		53.33333333
Overall	8.423913043	368	31	337	9		60
					10		66.66666667
					11		73.33333333
					12		80
					13		86.66666667
					14		93.33333333
					15		100

PROJECT % COMPLETE: 8.423913043



DYNO Level 3 WBS Items	% Complete	Total # Tasks	# Tasks Complete	# Tasks Remaining	WBS Items comp Description	Weeks	DYNO% Done	Ideal
Fully Operational Motor	0	4	0	4	N/A	1	0	6.66666667
Added Support from VSCADA	0	6	0	6		2	0	13.33333333
Testing Platform Prepared	0	7	0	7		3	0	20
DYNO Test Performed	0	4	0	4		4	0	26.66666667
DYNO Deliverables	0	6	0	6		5	0	33.33333333
						6		40
Total	0	27	0	27		7		46.66666667
						8		53.33333333
						9		60
						10		66.66666667
						11		73.33333333
						12		80
						13		86.66666667
						14		93.33333333
						15		100


DYNO% COMPLETE 0




SCADA Level 3 WBS Items	% Complete	Total # Tasks	# Tasks Complete	# Tasks Remaining	WBS Item Completed	Description	Weeks	SCADA % Done	Ideal
SCADA Communication Completed	40	5	2	3	SCADA.1.1	Setup CAN Network	1	0	6.66666667
SCADA Software Designed and Implemented	28.57142857	7	2	5	SCADA.1.2	Setup Database Handler and Fill with Dummy Data	2	0	13.33333333
Testing and Demonstrations	0	7	0	7	SCADA.2.1	Software Block Diagram Delivered	3	0	20
SCADA User Interfaces Completed	16.66666667	6	1	5	SCADA.2.6	Testing Plan Delivered	4	0	26.66666667
SCADA Recording and Outputting Data	0	5	0	5	SCADA.4.2	Back Display Designed and Delivered	5	13.95348837	33.33333333
Subsystem Integration	0	5	0	5	SCADA.7.2	PDR Delivered to Management	6		40
SCADA Deliverables	12.5	8	1	7			7		46.66666667
							8		53.33333333
Total	13.95348837	43	6	37			9		60

SCADA % COMPLETE 13.95348837

% Complete vs. SCADA Level 3 WBS Items





SCADA % Done and Ideal





TSI Level 3 WBS Items	% Complete	Total # Tasks	# Tasks Completed	# Tasks Remaining	WBS Items completed	Description	Weeks	TSI % Done	Ideal
New TSI/MCS Enclosure Built and Delivered	0	3	0	3	TSI.7.1	Verify and correct 2018 Block and Wiring Diagram	1	0	6.66666667
TSI Board Delivered	0	7	0	7	TSI.9.1	PDR Delivered to MGMT	2	0	13.33333333
IMD Board Delivered	0	5	0	5			3	0	20
TSI Firmware Delivered	0	12	0	12			4	0	26.66666667
MCS Incorporated into TSI Enclosure	0	5	0	5			5	8	33.33333333
COOLING System Integrated into TSI	0	4	0	4			6		40
Pedal Cluster Electronics	16.66666667	6	1	5			7		46.66666667
TSI Demonstrated and Accepted	0	7	0	7			8		53.33333333
TSI Deliverables	12.5	8	1	7			9		60
Total	3.50877193	57	2	55			10		66.66666667
							11		73.33333333
							12		80
							13		86.66666667
							14		93.33333333
							15		100

TSI % COMPLETE 3.508771





GLV Level 3 WBS Items	% Complete	Total # Tasks	# Tasks Completed	# Tasks Remaining	WBS Items completed	Description	Weeks	GLV % Done	Ideal
GLV Safety Loop	25	4	1	3	GLV.1.1	Safety Loop Block Diagram Completed	1	0	6.66666667
GLV PCB Complete	30	10	3	7	GLV.2.1	GLV Block Diagram completed	2	0	13.33333333
GLV Installed and Integrated	14.28571429	7	1	6	GLV.2.2	GLC Circuit Schematic Delivered	3	0	20
Side Panels Complete	0	8	0	8	GLV.2.4	GLV Board BOM Approved	4	0	26.66666667
Dashboard Electronics Complete	0	3	0	3	GLV.3.1	GLV Enclosure Mechanical Drawing Delivered	5	7.936507937	33.33333333
GLV Battery Installed	0	4	0	4			6		40
Pi2CAN GPIO Board Complete	0	9	0	9			7		46.66666667
GLV BoB Mount Complete	0	10	0	10			8		53.33333333
GLV Deliverables	0	8	0	8			9		60
Total	7.936507937	63	5	58			10		66.66666667
							11		73.33333333
							12		80
							13		86.66666667
							14		93.33333333
							15		100

GLV % COMPLETE 7.936507937



TSV Level 3 WBS Items	% Complete	Total # Tasks	# Tasks Completed	# Tasks Remaining	WBS Item Completed	Description	Weeks	TSV% Done	Ideal
TSV Pack Redesign Delivered	0	8	0	8	TSV.3.1	CellMen Block Diagram Delivered	1	0	6.66666667
TSV Packs Rule Compliance	0	2	0	2	TSV.7.1	PDR Delivered to Management	2	0	13.33333333
CellMen Board Redesign Delivered	12.5	8	1	7			3	0	20
PackMan Boards Delivered	0	7	0	7			4	0	26.66666667
ChargeMan Boards Delivered	0	7	0	7			5	4.255319149	33.33333333
Demonstrated and Accepted	0	7	0	7			6		40
TSV Deliverables	12.5	8	1	7			7		46.66666667
Total	4.255319149	47	2	45			8		53.33333333
							9		60
							10		66.66666667
							11		73.33333333
							12		80
							13		86.66666667
							14		93.33333333
							15		100


TSV% COMPLETE 4.255319




Cooling Level 3 WBS Items	% Complete	Total # Tasks	# Tasks Complete	# Tasks Remaining	WBS Item Completed	Description	Weeks	COOLING % Done	Ideal
COOLING System Design Completed	66.6666667	3	2	1	COOLING.1.2	Block Diagram of Cooling System Delivered and Approved	1	0	6.66666667
Fan Controller Algorithm	25	4	1	3	COOLING.1.3	Electrical Schematic Delivered and Approved	2	0	13.33333333
COOLING Safety Loop Integration	0	2	0	2	COOLING.2.2	Controller Testing Plan Submitted	3	0	20
COOLING TSI Integration	33.33333333	3	1	2	COOLING.4.1	Integration Plan for Cooling-TSI Submitted	4	0	26.66666667
COOLING Communication Implemented	0	4	0	4	COOLING.7.1	PDR Delivered to Management	5	18.51851852	33.33333333
COOLING Mechanical Assembly Complete	0	4	0	4			6		40
COOLING Deliverables	14.28571429	7	1	6			7		46.66666667
Total	18.51851852	27	5	22			8		53.33333333
							9		60
							10		66.66666667
							11		73.33333333
							12		80
							13		86.66666667
							14		93.33333333
							15		100

COOLING % COMPLETE 18.51851852



% Complete vs. Cooling Level 3 WBS Items



COOLING % Done and Ideal



INTERCONNECT Level 3 WBS Items	% Complete	Total # Tasks	# Tasks Completed	# Tasks Remaining	WBS Item Completed	Description	Weeks	Interconnect % Done	Interconnect % Ideal
Wiring Layout Delivered	12.5	8	1	7	INTER.1.3	Incorporation of Previous Errata in Diagram	1	0	6.66666667
I/O Layout Delivered	0	8	0	8	INTER.6.3	Wire Tester Prototype Circuit Built and Tested on Breadboard	2	0	13.33333333
Rule Compliant Wiring	0	8	0	8	INTER.6.4	Wire Tester Firmware Written and Tested on Breadboard Circuit	3	0	20
DYNO Wired	0	5	0	5	INTER.7.2	PDR Delivered to Management	4	0	26.66666667
Car Wired	0	5	0	5			5	8.163265306	33.33333333
Wire Tester Constructed	25	8	2	6			6		40
INTERCONNECT Deliverables	14.28571429	7	1	6			7		46.66666667
Total	8.163265306	49	4	45			8		53.33333333
INTERCONNECT% COMPLETE									8.163265306
							9		60
							10		66.66666667
							11		73.33333333
							12		80
							13		86.66666667
							14		93.33333333
							15		100



Management Level 3 WBS Items	% Complete	Total # Tasks	# Tasks Completed	# Tasks Remaining	WBS Item Completed	Description	Weeks	Management % (Ideal)
Preliminary Design Report (PDR) Complete	100	9	9	0	M.1.1	Budget Approved	1	0 6.66666667
CDR Complete	0	5	0	5	M.1.2	Each Subsystem PDR Approved	2	0 13.33333333
Acceptance Test Plan (ATP) Complete	0	7	0	7	M.1.3	PDR Maintainability Plan Approved	3	0 20
Final Presentation	0	5	0	5	M.1.4	Overall Acceptance Strategy Delivered	4	0 26.66666667
Project Poster	0	3	0	3	M.1.5	Work Breakdown Structure Proposed	5	17.85714286 33.33333333
Software Documentation	0	4	0	4	M.1.6	Task / Requirement Delegation Approved	6	40
Paperwork	0	15	0	15	M.1.7	Meeting Minutes Delivered	7	46.66666667
Communication	25	4	1	3	M.1.8	PDR Presentation Delivered	8	53.33333333
Purchasing Reports and BOM	0	4	0	4	M.1.9	PDR Delivered	9	60
					Management % Complete			17.85714286
Total	17.85714286	56	10	46			10	66.66666667
							11	73.33333333
							12	80
							13	86.66666667
							14	93.33333333
							15	100

